What is Serial Wire Viewer (SWV) in Arm Cortex-M?
Serial Wire Viewer (SWV) is a real-time trace functionality that is available in Arm Cortex-M microcontrollers. It allows real-time data…
Arm Cortex-M DAP bus and interconnect architecture Explained
The Arm Cortex-M series of processors feature a Debug Access Port (DAP) that provides debug capability and access to the…
Controlling Clocks and PLL for Power Savings in Cortex-M3
The Cortex-M3 processor provides multiple clock control features that allow significant power savings by slowing or stopping clocks when parts…
Sleep-on-Exit for Automated Low Power in Cortex-M3 (Explained)
Sleep-on-exit is a feature in Cortex-M3 processors that allows the processor to automatically enter a low power sleep mode when…
Highlights
Latest Arm
What is Serial Wire Viewer (SWV) in Arm Cortex-M?
Serial Wire Viewer (SWV) is a real-time trace functionality that is available in Arm Cortex-M microcontrollers. It allows real-time data…
Flash Patch and Breakpoint Unit (FPB) in Arm Cortex-M Explained
The Flash Patch and Breakpoint (FPB) unit in Arm Cortex-M processors provides an efficient mechanism to rewrite flash memory contents…
Arm Cortex-M DAP bus and interconnect architecture Explained
The Arm Cortex-M series of processors feature a Debug Access Port (DAP) that provides debug capability and access to the…
Controlling Clocks and PLL for Power Savings in Cortex-M3
The Cortex-M3 processor provides multiple clock control features that allow significant power savings by slowing or stopping clocks when parts…
Sleep-on-Exit for Automated Low Power in Cortex-M3 (Explained)
Sleep-on-exit is a feature in Cortex-M3 processors that allows the processor to automatically enter a low power sleep mode when…
WFI and WFE Instructions for Low Power in Cortex-M3 (Explained)
The WFI (Wait For Interrupt) and WFE (Wait For Event) instructions allow the Cortex-M3 processor to enter a low power…
Understanding IDCODE values returned by Cortex debug ports
The IDCODE is a 32-bit code that provides details about the device, including the version, manufacturer, and part number. When…
Cortex-M3 Memory Access Constraints with Caches and Shared Memory
The Cortex-M3 processor has advanced memory access capabilities through the use of caches and shared memory regions. However, these features…
What is Instrumentation Trace Macrocell (ITM) in Arm Cortex-M?
The Instrumentation Trace Macrocell (ITM) is a tracing and debugging feature in Arm Cortex-M series processors. It provides a way…
